Abstract-Counter play an important role in design of stopwatch, countdown of space craft, rocket, launcher and so on. In this work, we are going to design energy efficient counter. For that we are exploring 10 different configuration of counter and find the most energy efficient counter among them. For further reduction of power dissipation of the most efficient counter, we are using different Input/Output standards and select the most energy efficient IO standards for counter. 8 bit Up counter with Load has maximum reduction in total power among 10 different counters. When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 65-81% reduction in total power dissipation in 8 bit Up counter with Load. As we move down the column from LVCMOS15 to LVCMOS33 there is 94-77% reduction in IO power Dissipation and leakage power variation is very less.
INTRODUCTION
BLVDS is bus low-voltage differential signaling. BLVDS provides new approach to fast interfaces across cables. LVCMOS is a low voltage complementary oxide semiconductor, it is one of the CMOS technology. In this paper the energy efficient counter has been designed based on BLVDS and LVCMOS technology. We have used LVCMOS15, LVCMOS18, LVCMOS25, LVCMOS33 and BLVDS_25 at frequency 1GHz. 
Figure 3: TOTAL POWER DISSIPATION FOR 9 COUNTERS
But in divide by 2 counter the LVCMOS33 has maximum total power dissipation.
Figure 4: TOTAL POWER DISSIPATION FOR DIVIDE BY 2 COUNTER
A counter is a set of flip-flops and is used to count pulses. A counter can be used as frequency divider, for example divide by 2 counter, divide by 3 counter, divide by 4.5 counter and many more. In asynchronous counters the output of first flip-flop is connected with input of second flip-flop and so on. Synchronous counters are those counters in which there is no connection between the output of first flip-flop and clock input of next flip-flop and so on. LVCMOS IO standard is used to design energy efficient bidirectional visitor counter machine [1] . Our work is not limited to one counter, we have used ten counters. LVCMOS IO standard is used to design counters with LVCMOS15, LVCMOS18, LVCMOS33 whereas in this paper we have also used LVCMOS25 along with LVCMOS15, LVCMOS18 and LVCMOS33 [2] .Also we have included one more technique. LVCMOS IO standard technique is used to make energy efficient Gurmukhi Unicode reader. But we are using this technique to make energy efficient counters [3] . The mapping technique is used to make energy efficient counters whereas we have used ISSN: 2456-0065 DOI: 10.21058/gjet.2015.1206
LVCMOS and BVLDS techniques [4] . LVCMOS technique is also used to design energy efficient Vedic multiplier [5] IV. RESULTS When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 76.01%, 72.25%, 61.56% and 43.93% reduction in total power dissipation respectively as shown in Table 2 . As we move down the column from LVCMOS15 to LVCMOS33 there is 88.09%, 84.01%, 71.42% and 51.36% reduction in IO power Dissipation respectively and leakage power variation is very less. When we use BLVDS_25, LVCMOS15, LVCMOS18, LVCMOS25, and in place of LVCMOS33 then there is 27.73%, 49.63%, 43.79% and 27% reduction in total power dissipation respectively as shown in Table 3 . As we move down the column from BLVDS_25 to LVCMOS25 there is 43.67%, 74.71%, 66.66% and 41.37% reduction in IO power dissipation respectively and leakage power variation is very less. When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 74.28%, 70%, 57.14% and 36.28% reduction in total power dissipation respectively as shown in Table 4 . As we move down the column from LVCMOS15 to LVCMOS33 there is 86.28%, 81.27%, 66.22% and 42.14% reduction in IO power dissipation respectively and leakage power variation is very less. When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 76.01%, 72.54%, 61.56% and 44.21% reduction in total power dissipation respectively as shown in Table 6 . As we move down the column from LVCMOS15 to LVCMOS33 there is 88.43%, 84.01%, 71.76% and 51.70% reduction in IO power Dissipation respectively and leakage power variation is very less. When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 78.69%, 76.03%, 68.34% and 55.62% reduction in total power dissipation respectively as shown in Table 6 . As we move down the column from LVCMOS15 to LVCMOS33 there is 91.63%, 88.50%, 79.44% and 65.15% reduction in IO power dissipation respectively and leakage power variation is very less. When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 74.49%, 70.48%, 57.87% and 37.53% reduction in total power dissipation respectively as shown in Table 6 . As we move down the column from LVCMOS15 to LVCMOS33 there is 86.57%, 81.54%, 67.11% and 43.62% reduction in IO power Dissipation respectively and leakage power variation is very less. When we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 76.56%, 72.91%, 61.45% and 43.22% reduction in total power dissipation respectively as shown in Table 9 . As we move down the column from LVCMOS15 to LVCMOS33 there is 87.955%, 83.73%, 70.78% and 49.69% reduction in IO power Dissipation respectively and leakage power variation is very less. 8 bit up counter is the most energy efficient counter among the nine other counters we have used. In most of the counters, nine out of ten counters, BLVDS IO technique uses more power than LVCMOS. LVCMOS is better IO technique. In all the counters variation in leakage power is very less. In divide by 4.5 counter when we use LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 in place of BLVDS_25 then there is 28%-39% reduction in total power dissipation. Similarly, in gray counter reduction in total dissipation is 43%-76%, in 8 bit simple up counter it is 36%-74%, in up counter 65%-80%, up down counter 44%-76%,one hot counter 55%-78%, random LFSR counter 37%-74%, LFSR up down counter 43%-77%,random LFSR counter 33%-42%,divide by 3 counter 33%-42%. But in divide by 2 counter, when we use BLVDS_25, LVCMOS15, LVCMOS18, LVCMOS25, and in place of LVCMOS33 then there is 27%-49% reduction in total power dissipation.
VI. FUTURE SCOPE
In this work of energy efficient counter design, we are using two different IO standards LVCMOS and BLVDS. In future, we can redesign these counters and also make it energy efficient using other IO standards like SSTL, HSTL, LVDCI, HSUL, Mobile DDR, PCI, GTL and so on. Here, frequency is constant. There is open scope to redesign these counter using frequency scaling, capacitance scaling, voltage scaling and other energy efficient techniques. In this work, verilog is used as hardware description language. In future, we can redesign these counters using other HDL like VHDL, SystemC, System Verilog and so on.
